# A Single-phase PV Quasi-Z-source Inverter with Reduced Capacitance using Modified Modulation and Double-Frequency Ripple Suppression Control

Yan Zhou, Member, IEEE, Hongbo Li and Hui Li, Senior Member, IEEE

Abstract- In single-phase photovoltaic (PV) system, there is double-frequency power mismatch existed between the dc input and ac output. The double-frequency ripple (DFR) energy needs to be buffered by passive network. Otherwise, the ripple energy will flow into the input side and adversely affect the PV energy harvest. In a conventional PV system, electrolytic capacitors are usually used for this purpose due to their high capacitance. However, electrolytic capacitors are considered to be one of the most failure prone components in a PV inverter. In this paper, a capacitance reduction control strategy is proposed to buffer the DFR energy in single-phase Z-source /quasi-Z-source inverter applications. Without using any extra hardware components, the proposed control strategy can significantly reduce the capacitance requirement and achieve low input voltage DFR. Consequently, highly reliable film capacitors can be used. The increased switching device voltage stress and power loss due to the proposed control strategy will also be discussed. A 1kW quasi-Z-source PV inverter using gallium nitride (GaN) devices is built in the lab. Experimental results are provided to verify the effectiveness of the proposed method.

*Index Terms*— Double-frequency ripple, Z-source/quasi-Z-source, capacitance reduction.

## I. INTRODUCTION

The voltage-fed z-source inverter (ZSI) and quasi-Z-source inverter (qZSI) has been considered for photovoltaic (PV) application in recent years [1-13]. These inverters feature single-stage buck-boost and improved reliability due to the shoot-through capability. The ZSI and qZSI are both utilized in three-phase and single-phase applications [1-5]. The singlephase ZSI/qZSI can also be connected in cascaded structure for higher voltage application and higher performance [6-12]. In three-phase applications, the Z-source (ZS)/ quasi-Z-source (qZS) network only needs to be designed to handle the highfrequency ripples. However, in single-phase application, the ZS/qZS network needs to handle not only the high-frequency

Hongbo Li and Hui Li are with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL, 32310 USA (e-mail: hli12@caps.fsu.edu; hli@caps.fsu.edu).



Fig. 1. Diagram of a single-phase qZSI based PV system.

ripples but also the low-frequency ripple. The qZSI will be used in this paper to study the low-frequency ripple issue and present the proposed control strategy. A single-phase qZSI system is shown in Fig. 1. Ideally, the dc-side output power is pure dc and the ac-side power contains a dc component plus ac ripple component whose frequency is two times the grid voltage frequency. The mismatched ac ripple is termed as double-frequency ripple (DFR) in this paper. In order to balance the power mismatch between the dc side and ac side, the DFR power needs to be buffered by the passive components, mainly the qZS capacitor  $C_1$  which has higher voltage rating than  $C_2$ . The DFR peak power is the same as the dc input power, so large capacitance is needed to buffer this ripple energy. To achieve high inverter power density with reasonable cost, electrolytic capacitors are usually selected. Electrolytic capacitors contain a complex liquid chemical called electrolyte to achieve high capacitance and low series resistance. As the electrolytic capacitors age, the volume of liquid present decreases due to evaporation and diffusion. This process is accelerated with higher temperature, eventually leading to performance degradation over time [14]. Therefore, electrolytic capacitors are considered to be the weak component regarding to lifetime, especially under outdoor operation conditions.

Accurate analytical models to calculate the DFR for qZSI have been developed in [8, 15, 16] and the design guidelines for selecting the capacitance to limit the DFR are also provided. Nevertheless, the required capacitance is still large.

This work was supported by National Science Foundation under Award Number ECCS-1125658.

Yan Zhou is with Ford Motor Company, Dearborn, MI, 48124 USA (email: yzhou77@ford.com)

In [17], two additional smoothing-power circuits are employed to reduce the DFR of DC-link voltage in ZSI. However, the added circuits increase the system cost and complexity. In [18], a low-frequency harmonic elimination PWM technique is presented to minimize the doublefrequency ripple on Z-source capacitors. However, the method is used for application with constant voltage input source and double-frequency ripple current is induced in the inductor and the input side. This is not suitable for the PV application, because the ripple current will decrease the energy harvest from the PV panels.

In some reported single-phase two-stage system which is composed of a dc-dc converter and H-bridge inverter, the dclink capacitance can be significantly reduced by using dedicated control [14], [19]. However, the qZSI does not have the dc-dc stage, so the reported capacitance reduction methods cannot be applied in the qZSI.

In this paper, a new control strategy is proposed for ZSI/ qZSI to mitigate the input DFR without using large capacitance, which enables us to use the highly reliable film capacitors. There is no extra hardware needed to implement the capacitance reduction. The proposed control system incorporates a modified modulation strategy and a DFR suppression controller. In order to apply the capacitance reduction method, it is necessary to study the impact of decreasing the capacitance on system design and performance. This will be covered in section III. A 1kW qZSI inverter prototype with the proposed control strategy is built in the laboratory. The gallium nitride (GaN) devices are applied in the inverter to increase the system efficiency at high switching frequency. Finally, experimental results are provided to verify the effectiveness of the proposed control system.

# II. PROPOSED CONTROL SYSTEM FOR CAPACITANCE REDUCATION

The basic principle of the proposed capacitance reduction method can be explained by (1).

$$\Delta E = \frac{1}{2} C \left( v_{C_{\rm max}}^2 - v_{C_{\rm min}}^2 \right)$$
 (1)

where *C* is the capacitance,  $\Delta E$  is the ripple energy that is stored in the capacitor, and  $v_{C_max}$  and  $v_{C_min}$  are the maximum and minimum voltages across the capacitor. According to (1), there are two ways to increase  $\Delta E$ . One is to increase the capacitance *C*, and the other way is to increase the voltage fluctuation across the capacitor. Instead of increasing the capacitance, the proposed control system will increase the voltage fluctuation across the qZS capacitors to buffer more double-frequency power. A dedicated strategy is needed to impose the DFR on qZS capacitors while preventing the ripple energy from flowing into the input. In order to achieve this, a modified modulation strategy and an input DFR suppression controller are presented.

In conventional single-phase qZSI, the modulation strategy



Fig. 2. The modulation strategy of (a) traditional method and (b) proposed method.

is shown in Fig. 2(a). The two phase legs of the full bridge are modulated with 180° opposed reference waveforms, *m* and *m*', to generate three-level voltage output. Two straight lines  $v_p^*$  and  $v_n^*$  are used to generate the shoot through duty ratio. When the triangular carrier is greater than  $v_p^*$  or the carrier is smaller than  $v_n^*$ , all four switches  $S_1 - S_4$  turn on simultaneously for shoot-through.

In the proposed control system, the shoot-through control lines  $v_p^*$  and  $v_n^*$  are modified to a line with double-frequency component as shown in Fig. 2(b). By doing so, the dc side and the qZS capacitor DFR can be decoupled. An input DFR suppression controller is added in the control system to generate the double-frequency component in  $v_p^*$  and  $v_n^*$ .

Fig. 3 shows the detailed control system diagram of the proposed single-phase qZSI. The proposed control contains the maximum power point tracking (MPPT) controller, gridconnected current controller, qZS capacitor voltage controller and input DFR suppression controller. The MPPT controller provides the input voltage reference  $v_{IN}^*$ . The error between  $v_{IN}^*$  and  $v_{IN}$  is regulated by a PI controller and its output is the magnitude of the grid current reference. The grid current  $i_g$  is regulated by controlling the inverter modulation index *m* through a proportional resonant (PR) controller. The PR controller has a resonance frequency equal to the grid frequency. The qZS capacitor voltage is regulated by

<sup>0885-8993 (</sup>c) 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 3. Diagram of the proposed control system.

controlling  $d_{SH}$ . The shoot through lines can be generated as  $v_p = 1 - d_{SH}$  and  $v_n = -1 + d_{SH}$ . It is noted that  $v_{C2}$  is used for the capacitor voltage control. This is because  $v_{C2}$  signal will be used for the qZS network oscillation damping. As will be explained in Section III.A, the oscillation is mainly caused by the resonance among the  $C_2$  and inductors. If the inverter loss is not enough to damp the oscillation, dedicated active damping is needed to deal with the oscillation and  $v_{C2}$ information is required for the implementation. Due to the limited space, the detail of the active damping is not presented in this paper and will be covered in future paper. The  $v_{C2}$  voltage controller only regulates the average value of  $v_{C2}$ , which is  $V_{c2\_ave}$ , due to the low-pass filter in the signal feedback with a cutoff frequency of 25Hz. Therefore, the capacitor voltage controller has limited influence on doublefrequency component and most DFR energy can be kept in qZS capacitors. The reference  $V_{c2 ave}^*$  is synthesized using the reference value of the average dc link voltage,  $V_{dc_ave}^*$ , and the input voltage average value  $V_{in}$ .  $V_{dc\_ave}^*$  should be selected carefully so that the value of  $d_{SH}$  does not become negative because of the double-frequency swing, and the summation of  $d_{SH}$  and m is always smaller than 1. For different input voltages,  $V_{dc_ave}^*$  could be optimized to achieve lowest switching device voltage stress. Selection of  $V_{dc ave}^*$  will be explained in more detail in Section III.B when we discuss the increased voltage stress across the switching devices. A feedforward component  $V_{c2}^* / V_{dc_ave}^*$  is added to the output of the capacitor voltage controller to increase the dynamic performance. The DFR suppression controller is composed by one resonant controller whose frequency is designed at two times the grid frequency. The input of the controller is the DFR existed in  $v_{IN}$ . It equals to the difference between  $v_{IN}$  and  $V_{in}$ . The input DFR suppression controller ensures that the DFR in  $C_1$  and  $C_2$  does not flow into the input.

# III. IMPACT OF CAPACTICANCE REDUCTION

#### A. System stability

In order to apply the proposed control system, it is necessary to study impact of decreasing  $C_1$  on system stability. The possible operation states of voltage fed qZSI have been presented in [13] and it is summarized in the appendix with equivalent circuits, and the averaged model of qZSI can be obtained as in (2).

$$\begin{cases} L_{1} \frac{di_{L1}}{dt} = \left(1 + \frac{T_{AB} + T_{0B}}{T_{S} - T_{AB} - T_{0B}}\right) (v_{C1} + v_{C2}) d_{SH} \\ + \frac{T_{SBU}}{T_{S} - T_{AB} - T_{0B}} (v_{C1} + v_{C2}) - v_{C1} + v_{IN} \\ L_{2} \frac{di_{L2}}{dt} = \left(1 + \frac{T_{AB} + T_{0B}}{T_{S} - T_{AB} - T_{0B}}\right) (v_{C1} + v_{C2}) d_{SH} \\ + \frac{T_{SBU}}{T_{S} - T_{AB} - T_{0B}} (v_{C1} + v_{C2}) - v_{C2} \\ C_{1} \frac{dv_{C1}}{dt} = i_{L1} - (i_{L1} + i_{L2}) d_{SH} - \frac{T_{SBU}}{T_{S}} (i_{L1} + i_{L2}) \\ - \left(\frac{T_{AC}}{T_{S}} + \frac{T_{AB}}{T_{S}}\right) i_{DC} \\ C_{2} \frac{dv_{C2}}{dt} = i_{L2} - (i_{L1} + i_{L2}) d_{SH} \\ - \frac{T_{SBU}}{T_{S}} (i_{L1} + i_{L2}) - \left(\frac{T_{AC}}{T_{S}} + \frac{T_{AB}}{T_{S}}\right) i_{DC} \end{cases}$$
(2)

where  $T_s$  is the switching period,  $T_{AB}$ ,  $T_{0B}$ ,  $T_{SBU}$ ,  $T_{AC}$ , and  $T_{SBI}$ are time intervals of different operation states, as listed in the appendix, *m* is the modulation signal and  $d_{SH} = T_{SBI} / T_s$ . The small signal model can be derived accordingly as in (3).

$$\begin{aligned} & \left| L_{I} \frac{d\hat{i}_{LI}}{dt} = \left( I + \frac{T_{AB} + T_{OB}}{T_{S} - T_{AB} - T_{OB}} \right) (V_{c1} + V_{c2}) \hat{d}_{SH} \right. \\ & \left. + \frac{T_{SBU} + T_{AB} + T_{OB}}{T_{S} - T_{AB} - T_{OB}} (\hat{v}_{CI} + \hat{v}_{C2}) \right. \\ & \left. - (1 - D_{sh}) \hat{v}_{CI} + D_{sh} \hat{v}_{C2} + \hat{v}_{IN} \right. \\ & \left. L_{2} \frac{d\hat{i}_{L2}}{dt} = \left( I + \frac{T_{AB} + T_{OB}}{T_{S} - T_{AB} - T_{OB}} \right) (V_{c1} + V_{c2}) \hat{d}_{SH} \right. \\ & \left. + \frac{T_{SBU} + T_{AB} + T_{OB}}{T_{S} - T_{AB} - T_{OB}} (\hat{v}_{CI} + \hat{v}_{C2}) - (1 - D_{sh}) \hat{v}_{C2} + D_{sh} \hat{v}_{CI} \right. \end{aligned}$$
(3)  
$$\left. C_{I} \frac{d\hat{v}_{CI}}{dt} = (1 - D_{sh} - \frac{T_{SBU}}{T_{S}}) \hat{i}_{LI} - (D_{sh} + \frac{T_{SBU}}{T_{S}}) \hat{i}_{L2} \right. \\ & \left. + (I_{II} + I_{I2}) \hat{d}_{SH} - (\frac{T_{AB}}{T_{S}} + \frac{T_{AC}}{T_{S}}) \hat{i}_{DC} \right. \\ & \left. C_{2} \frac{d\hat{v}_{C2}}{dt} = (1 - D_{sh} - \frac{T_{SBU}}{T_{S}}) \hat{i}_{L2} - (D_{sh} + \frac{T_{SBU}}{T_{S}}) \hat{i}_{L1} \right. \\ & \left. + (I_{II} + I_{I2}) \hat{d}_{SH} - (\frac{T_{AB}}{T_{S}} + \frac{T_{AC}}{T_{S}}) \hat{i}_{DC} \right. \end{aligned}$$

0885-8993 (c) 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

The variables with " $^{n}$ " in (3) denote the small signal perturbations.  $V_{c1}$ ,  $V_{c2}$ ,  $I_{l1}$ ,  $I_{l2}$  and  $D_{sh}$  are the steady state capacitor voltage, inductor current and shoot-through duty cycle respectively.

The transfer function from shoot-through duty cycle of  $\hat{d}_{SH}$  to capacitor voltage  $\hat{v}_{C2}$ , denoted as  $G_{d_{SH}}^{v_{C2}}$ , can be derived as in (4).

$$G_{d_{SH}}^{\nu_{C2}} = \frac{b_3 s^3 + b_2 s^2 + b_1 s + b_0}{a_4 s^4 + a_3 s^3 + a_2 s^2 + a_1 s + a_0}$$
(4)

where 
$$a_0 = (1 - 2D_{sh})^2 - 2(\lambda_1 + \lambda_3)(1 - 2D_{sh}) + 4\lambda_1\lambda_3$$
,  
 $a_1 = 0$ ,  $a_2 = (L_1 + L_2)(C_1 + C_2)(\lambda_1 + D_{sh})(\lambda_3 + D_{sh})$ ,  
 $a_3 = 0$ ,  $a_4 = L_1L_2C_1C_2$ ,  
 $b_0 = (V_{c1} + V_{c2})(1 + \lambda_2)(1 - 2D_{sh} - 2\lambda_3)$ ,  
 $b_1 = (I_{L1} + I_{L2})[L_2(D_{sh} + \lambda_1 - 1) - L_1(D_{sh} + \lambda_1)]$ ,  
 $b_2 = C_1(V_{c1} + V_{c2})\begin{bmatrix}L_1(1 + \lambda_2)\\-(L_1 + L_2)(D_{sh} + D_{sh}\lambda_2 + \lambda_3 + \lambda_2\lambda_3)\end{bmatrix}$ ,  
 $b_3 = -L_1L_2C_1(I_{l1} + I_{l2})$ ,  $\lambda_1 = \frac{T_{SBU} + D_{sh}(T_{AB} + T_{0B})}{T_S - T_{AB} - T_{0B}}$ ,  
 $\lambda_2 = \frac{T_{AB} + T_{0B}}{T_S - T_{AB} - T_{0B}}$ ,  $\lambda_3 = \frac{T_{SBU}}{T_S}$ .

The root loci of transfer function  $G_{d_{SH}}^{v_{C2}}$  are drawn in Fig. 4

by sweeping the value of  $C_1$  capacitance to analyze the dynamic characteristics of the qZSI. When drawing the root loci, other parameters are fixed as  $C_2=20\mu$ F,  $L_1=330\mu$ H,  $L_2=215\mu$ H,  $L_g=600\mu$ H,  $v_{in}=140$ V and  $D_{sh}=0.08$ . The right half hand plane (RHP) zero indicates the qZS network is a non-minimum phase system. This RHP zero will limit the system dynamic response. However, the decrease of  $C_1$  will not significantly change the position of the RHP zero. There are two pairs of conjugated poles located on the imaginary axis, which indicate possible resonances at two different frequencies. The lower-frequency resonance is more related



to  $C_1$  and the higher-frequency resonance is mainly determined by  $C_2$ . Therefore, it is seen that the higher resonant frequency does not change much with the  $C_1$  change. The lower resonant frequency increases when  $C_1$  decreases. Because there is always a zero close to the lower-frequency pole, the lower-frequency resonance is largely damped. Decreasing  $C_1$  does not affect the system stability much.

## B. Increased device voltage stress and power loss

When the proposed method is applied, the doublefrequency voltage ripple across  $v_{C1}$  and  $v_{C2}$  will be increased intentionally. The dc link voltage across the H-bridge  $v_{DC}$  will also include DFR which could increase the voltage stress of switching devices. Because  $v_{C1}$  is much higher than  $v_{C2}$ , most double-frequency energy is stored in  $C_1$ . The value of  $v_{C1}$  can be calculated using the following equation

$$\frac{1}{2}C_1v_{C1}^2 = \frac{1}{2}C_1V_{c1\_ave}^2 + \int_0^t (P_{in} - p_{AC})dt$$
(5)

where  $V_{c1}$  are is the average value of  $v_{CI}$ ,  $P_{in}$  is the input power and  $p_{AC}$  is the instantaneous ac output power.  $p_{AC}$  can be calculated in (6).

$$p_{AC} = V_{g_p} \sin(\omega t) \times I_{g_p} \sin(\omega t)$$
  
=  $\frac{1}{2} V_{g_p} I_{g_p} [1 - \cos(2\omega t)] = P_{in} [1 - \cos(2\omega t)]$  (6)

where  $V_{g_p}$  and  $I_{g_p}$  are the peak value of  $v_g$  and  $i_g$ . Therefore, we can get

$$v_{C1} = V_{c1\_ave} + \Delta v_{c1\_dfr} = \sqrt{V_{c1\_ave}^2 + \frac{Pin}{\omega C_1}} \sin(2\omega r)$$

$$= \sqrt{\left(\frac{V_{dc\_ave} + V_{in}}{2}\right)^2 + \frac{Pin}{\omega C_1}} \sin(2\omega r)$$
(7)

where  $\Delta v_{c1\_dfr}$  is the DFR component of  $v_{C1}$ . In (7), the value of  $V_{in}$  and  $P_{in}$  are determined by the PV array operating point.  $V_{dc\_ave}$  is indirectly controlled by regulating  $V_{c2\_ave}$  as shown in Fig.3. Therefore, when  $V_{dc\_ave}^*$  is selected and the PV array operating point is determined,  $v_{C1}$  can be calculated. It is seen that larger  $\Delta v_{c1\_dfr}$  can reduce the size of  $C_1$ .  $v_{DC}$  during non-shoot period can be obtained as

$$v_{DC} = 2v_{C1} - V_{in}$$
$$= 2\sqrt{\left(\frac{V_{dc} - ave + V_{in}}{2}\right)^2 + \frac{P_{in}}{\omega C_1}\sin(2\omega t) - V_{in}}$$
(8)

It is seen from (8), when  $C_l$  and  $P_{in}$  are fixed, the switching device voltage stress is mainly determined by  $V_{dc\_ave}$  and  $V_{in}$ . There is an optimized value of  $V_{dc\_ave}^*$  for different input voltage conditions to minimize the switching device voltage stress. In order to get the optimized value of  $V_{dc\_ave}^*$ ,  $d_{SH}$  and *m* need to be firstly calculated as in (9) and (10).

<sup>0885-8993 (</sup>c) 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2015.2432070, IEEE Transactions on Power Electronics

$$d_{SH} = D_{sh\_ave} + \Delta d_{sh\_dfr} = \frac{v_{C1} - V_{in}}{2v_{C1} - V_{in}}$$

$$= \frac{\sqrt{\left(\frac{V_{dc\_ave} + V_{in}}{2}\right)^2 + \frac{Pin}{\omega C_1}\sin(2\omega t) - V_{in}}}{2\sqrt{\left(\frac{V_{dc\_ave} + V_{in}}{2}\right)^2 + \frac{Pin}{\omega C_1}\sin(2\omega t) - V_{in}}}$$
(9)

where  $D_{sh\_ave}$  and  $\Delta d_{sh\_dfr}$  are the average value and double-frequency component of  $d_{SH}$  respectively.

$$m = \frac{V_{g_p} \sin(\omega t)}{v_{DC}}$$
(10)

In order to take advantage of the buck-boost feature of the qZSI, the input voltage range is usually selected that  $V_{g,p}$  is among the input voltage range. For the proposed method, the maximum switching device voltage stress could happen at maximum or minimum  $V_{in}$ . When  $V_{in}$  is larger than  $V_{g,p}$ , no shoot-through is needed in conventional design and  $d_{SH}$  equal to zero. However, for the proposed method, certain value of  $D_{sh ave}$  is needed to make sure  $d_{SH}$  does not become negative values because of the double-frequency swing. Higher  $V_{in}$ leads to higher peak value of  $v_{DC}$ . Therefore, one of the worst cases for the increased device voltage stress could happen at maximum  $V_{in}$ . In this case, according to (9),  $V_{dc_ave}^*$  can be optimized that  $D_{sh\_ave}$  is equal to the peak value of  $\Delta d_{sh\_dfr}$ , so the increased voltage stress can be minimized. On the other hand, when  $V_{in}$  is smaller than  $V_{g_p}$  and it is at lowest value, large  $D_{sh\_ave}$  is needed to guarantee that  $v_{DC}$  is always larger than  $v_g$ . Therefore, it could be another worst case for the increased device voltage stress. In this case,  $V_{dc ave}^*$  can be properly selected that the peak value of  $d_{SH}+m$  is equal to 1, so the increased voltage stress can be minimized. For input voltages between the minimum and maximum,  $V_{dc_ave}^*$  can be selected either when  $D_{sh_ave}$  is equal to the peak value of  $\Delta d_{sh} dfr$  or the peak value of  $d_{SH}+m$  is equal to 1. Numeric example will be provided in the prototype design in next section.

For the proposed method, there is a design trade-off between the demand of decreasing  $C_1$  and the increased voltage stress across the switching devices. This should be considered in the system design. Due to the increased voltage stress and DFR flowing in the qZS network, it is also expected that there is extra power loss compared with the conventional design. This will be demonstrated in the experimental study.

#### IV. PROTOTYPE DESIGN AND EXPERIMENTAL RESULTS

A 1*k*W qZSI prototype was built in the lab. The parameters of the qZSI are provided in the Table. I. In the qZSI, the voltage across  $C_1$  is higher than the voltage across  $C_2$ , so  $C_1$  is



Fig. 5.  $V_{dc_ave}^*$  and switching device voltage stress at different input voltages.



Fig. 6. Prototype of the 1kW qZSI with minimized capacitance.

designed to handle the DFR. The quasi-Z-source network design can refer to the model developed in [8]. For the conventional design, in order to achieve 5% voltage ripple at the input side, 2mF capacitor is needed for  $C_1$ . By utilizing the proposed control strategy,  $C_1$  can be reduced to  $200\mu$ F considering the design trade-off discussed in Section III.B.  $C_2$ is designed to limit the high-frequency voltage ripple to 1% of the maximum voltage across  $C_2$ . The  $L_1$  and  $L_2$  are designed to limit the high-frequency ripple to 20% of the maximum current through  $L_1$  and  $L_2$  respectively.

TABLE I. PARAMETERS OF THE QZSI UNDER STUDY

qZSI Component	Parameters		
Input voltage v <sub>IN</sub>	140-180V		
Grid voltage $v_g$	120Vrms		
$C_{I}$	2mF for conventional system		
	$200\mu$ F for proposed system		
$C_2$	$20\mu F$		
$L_{I}$	330µH		
$L_2$	215µH		
$L_g$	600µH		
Switching frequency	100 <i>k</i> Hz		

In conventional design, the maximum switching device voltage stress equals to 200V when  $V_{in}$ =140V. For the

proposed method,  $V_{dc}^{*}$  and the switching device voltage stress at different input voltages can be calculated based on the analysis in Section III.B. They are provided in Fig. 5. It is seen that the maximum voltage stress across the switching devices happens at  $V_{in}=180$ V in this design.  $V_{dc\_ave}^{*}$  is selected at 248V, so that  $D_{sh\_ave}$  is equal to the peak value of  $\Delta d_{sh\_dfr}$ . The peak value of  $v_{DC}$ , also the switching device voltage stress, is increased to 306V. Therefore, the switching

voltage stress, is increased to 506V. Therefore, the switching device voltage stress is increased by 53% compared with the conventional design. If the grid voltage is increased to 240Vrms, the inverter power rating is kept the same and the input voltage is  $260V \sim 340V$ , and  $C_1$  is decreased from  $800\mu$ F required in conventional design to  $100\mu$ F with the proposed control, the switching device voltage stress is increased by only 15%. Therefore, there is more benefit to apply the proposed method in qZSI with higher output voltage.

The picture of the 1kW qZSI prototype with minimized capacitance is shown in Fig. 6. TPH3006PS GaN devices from Transphorm are selected as the inverter switches and the switching frequency is selected at 100kHz. In the experimental study, the Magna Power Electronics XRii 250-16 was used as the PV emulator. The waveforms of  $v_{DC}$ ,  $v_{C2}$  and  $v_{IN}$  for the qZSI system with 2mF capacitor are shown in

250 VDC 200  $v_{IN}$ 150 Voltage (V) 100  $V_{C2}$ 50 10 20 30 40 50 0 Time (s)

Fig. 7. The  $v_{DC}$ ,  $v_{IN}$  and  $v_{C2}$  waveforms of the qZSI with the conventional control,  $C_1=2mF$ .



Fig. 8. The  $v_{DC}$ ,  $v_{IN}$  and  $v_{C2}$  waveforms of the qZSI with the conventional control,  $C_I$ =200 $\mu$ F.

Fig. 7. The input voltage was 150V and the output voltage was 120Vrms. The inverter was operated at 300W output power condition. The double-frequency components in  $v_{DC}$ ,  $v_{C2}$  and  $v_{IN}$  were 0.72V, 0.336V and 0.774V. The 120Hz ripple in  $v_{IN}$  was limited because of the large capacitance. The waveforms for the qZSI with  $200\mu$ F capacitor, but without the proposed control, are provided in Fig. 8. Because the  $C_1$  was significantly reduced, the 120Hz ripples in  $v_{DC}$ ,  $v_{C2}$  and  $v_{IN}$ increased to 7.18V, 2.39V and 5.302V respectively. The distribution of the 120Hz ripple largely depends on the impedance network. The conventional control has minor influence on the ripple distribution. The large 120Hz ripple in  $v_{IN}$  could influence the PV energy harvesting. The waveforms of the system with the proposed control strategy are shown in Fig. 9. The 120Hz ripples in  $v_{DC}$ ,  $v_{C2}$  and  $v_{IN}$  were increased to 9.186V, 8.75V and 0.45V respectively. As expected, most 120Hz ripple energy was imposed on  $C_1$  and  $C_2$ . The corresponding output current waveform is shown in Fig. 10 and its total harmonic distortion (THD) value is 4.4%.

The efficiency comparison of the conventional qZSI and the qZSI with proposed control at different power outputs is provided in Table. II. As expected in the discussion in Section III.B, because of the increased voltage stress and 120Hz ripple flowing in the qZS network, the efficiencies of the



Fig. 9. The  $v_{DC}$ ,  $v_{IN}$  and  $v_{C2}$  waveforms of the qZSI with the proposed control,  $C_I$ =200 $\mu$ F.



Fig. 10. The output current waveform of the qZSI with the proposed control,  $C_1$ =200 $\mu$ F.

0885-8993 (c) 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

proposed system were around 0.12%-0.69% lower than the conventional system. The  $C_1$  capacitance was reduced by 10 times, but with the expense of efficiency decrease. Although the efficiency drop was not significant, it should be considered in the design stage if higher efficiency is desired.

TABLE II. EFFICIENCY COMPARISON OF THE CONVENTIONAL QZSI AND QZSI WITH THE PROPOSED CONTROL

	300W	400W	500W	600W
$C_l=2mF$ with				
conventional	93.05%	93.18%	93.66%	93.76%
control				
$C_1 = 200 \mu F$ with				
proposed	92.36%	93.06%	93.48%	93.55%
control				

## V. CONCLUSION

In this paper, a new control strategy is proposed to minimize the capacitance requirement in single-phase qZSI PV system. Instead of using large capacitance, the qZS capacitors are imposed with higher double-frequency voltages to store the double-frequency ripple energy. In order to prevent the ripple energy flowing into the input PV side, a modified modulation and an input DFR suppression controller are used to decouple the input voltage ripple from the qZS capacitor DFR. The small signal model is developed and shows that the capacitance reduction does not impact the system stability much. For the developed 1kW quasi-Z-source PV system, 2mF capacitor can be replaced with a  $200\mu F$ capacitor by using the proposed method. However, the voltage stress across the switching devices was increased by 53% compared with the conventional design. The efficiency was decreased by 0.12%-0.69% at several selected operation points. It is also shown that there is more benefit if the method is applied for 240Vrms output qZSI. The increase of the switching device voltage stress is only 15% compared with conventional design. This control strategy can also be applied in single-phase ZSI applications.

#### REFERENCES

- Y. Li, S. Jiang, J.G. Cintron-Rivera, and F. Z. Peng, "Modeling and Control of Quasi-Z-Source Inverter for Distributed Generation Applications," *IEEE Trans. Ind. Electron.*, vol.60, no.4, pp. 1532-1541, Apr. 2013.
- [2] Y. Huang, M. Shen, F.Z. Peng, and J. Wang, "Z -Source Inverter for Residential Photovoltaic Systems," *IEEE Trans. Power Electron.*, vol.21, no.6, pp. 1776-1782, Nov. 2006.
- [3] D. Cao, S. Jiang, X. Yu, and F. Z. Peng, "Low-Cost Semi-Z-source Inverter for Single-Phase Photovoltaic Systems," *IEEE Trans. Power Electron.*, vol.26, no.12, pp.3514-3523, Dec. 2011.
- [4] W. Wei, H. Liu, J. Zhang and D. Xu, "Analysis of power losses in Zsource PV grid-connected inverter," in Proc. IEEE 8th International Conference on Power Electronics and ECCE Asia (ICPE & ECCE), May 30-Jun. 3, 2011, pp. 2588-2592.
- [5] T.W. Chun, H.H. Lee, H.G. Kim, and E.C. Nho, "Power control for a PV generation system using a single-phase grid-connected quasi Z-

source inverter," in Proc. IEEE 8th International Conference on Power Electronics and ECCE Asia (ICPE & ECCE), May 30-Jun. 3, 2011, pp. 889-893.

- [6] L. Liu, H. Li, Y. Zhao, X. He, and Z. J. Shen, "1 MHz cascaded Zsource inverters for scalable grid-interactive photovoltaic (PV) applications using GaN device," *in Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 17-22, 2011, pp. 2738–2745.
- [7] B. Ge, Q. Lei, F. Z. Peng, D. Song, Y. Liu, and A.R. Haitham, "An effective PV power generation control system using quasi-Z source inverter with battery," *in Proc. IEEE Energy Convers. Congr. Expo.*, Sept. 17-22, 2011, pp.1044-1050.
- [8] Y. Zhou, L. Liu, and H. Li, "A high-performance photovoltaic moduleintegrated converter (MIC) based on cascaded quasi-Z-source inverters (qZSI) using eGaN FETs," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2727–2738, Jun. 2013.
- [9] Y. Zhou and H. Li, "Analysis and Suppression of Leakage Current in Cascaded-Multilevel-Inverter-Based PV Systems," *IEEE Trans. Power Electron.*, vol.29, no.10, pp.5265-5277, Oct. 2014.
- [10] L. Liu, H. Li, Y. Xue and W. Liu, "Decoupled Active and Reactive Power Control for Large-Scale Grid-Connected Photovoltaic Systems Using Cascaded Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol.30, no.1, pp.176-187, Jan. 2015.
- [11] D. Sun, B. Ge, F. Z. Peng, A. R. Haitham, D. Bi, and Y. Liu, "A new grid-connected PV system based on cascaded H-bridge quasi-Z source inverter," *in Proc. IEEE Int. Symp. Ind. Electron.*, May 28–31, 2012, pp. 951–956.
- [12] Y. Liu, B. Ge, A. R. Haitham, and F. Z. Peng, "A modular multilevel space vector modulation for photovoltaic quasi-Z-source cascade multilevel inverter," *in Proc. IEEE App. Power Electron. Conf.*, Mar. 17–21, 2013, pp. 714–718.
- [13] F. Guo, L. Fu, C. Lin, C. Li, W. Choi and J. Wang, "Development of an 85-kW Bidirectional Quasi-Z-Source Inverter With DC-Link Feed-Forward Compensation for Electric Vehicle Applications," *IEEE Trans. Power Electron.*, vol.28, no.12, pp.5477,5488, Dec. 2013.
- [14] T. P. Parker "Reliability in PV inverter design: black art or sciencebased discipline?" Solarbridge Technologies white paper.
- [15] Y. Liu, A. R. Haitham, B. Ge, D. Sun, H. Zhang, D. Bi, and F. Z. Peng, "Comprehensive modeling of single-phase quasi-Z-source photovoltaic inverter to investigate low-frequency voltage and current ripples," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sept. 14-18, 2014, pp. 4226-4231.
- [16] D. Sun, B. Ge, X. Yan, D. Bi, A. R. Haitham, and F. Z. Peng, "Impedance design of quasi-Z source network to limit double fundamental frequency voltage and current ripples in single-phase quasi-Z source inverter," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sept. 15-19, 2013, pp. 2745-2750.
- [17] Z. Gao, Y. Ji, Y. Sun, and J. Wang, "Suppression of voltage fluctuation on DC link voltage of Z-source," *Journal of Harbin University of Science and Technology*, vol.16, no.4, pp.86-89, 2011.
- [18] Y. Yu, Q. Zhang, B. Liang, and S. Cui, "Single-phase Z-Source inverter: analysis and low-frequency harmonics elimination pulse width modulation," *in Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 17-22, 2011, pp. 2260-2267.
- [19] X. Liu, H. Li and Z. Wang, "A Fuel Cell Power Conditioning System With Low-Frequency Ripple-Free Input Current Using a Control-Oriented Power Pulsation Decoupling Strategy," *IEEE Trans. Power Electron.*, vol.29, no.1, pp.159-169, Jan. 2014.



**Yan Zhou** (S'10-M'14) received the B.S. and M.S. in Electrical Engineering from Huazhong University of Science and Technology, China in 2007 and 2009, respectively. He received the Ph.D. degree in Electrical Engineering from the Florida State University, Tallahassee, FL in 2013.

He is currently working as an inverter design engineer at Ford Motor Company. His research interests include grid-connected PV system control, PV micro-inverter, GaN FETs application,

high PV penetration integration issues and hybrid/electric vehicle traction inverter.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2015.2432070, IEEE Transactions on Power Electronics

APPENDIX



**Hongbo Li** was born in Henan Province, China. He received the M.E. degree and Ph.D. degree from Huazhong University of Science and Technology, Wuhan, China, in 2008, and 2012, respectively.

He worked in Nanjing Electronic Institute from 2012 to 2013. In 2014, he was a postdoctoral in the Center for Advanced Power Systems of Florida State University. His research interests include railway traction drives, active power filters and power electronics for applications in renewable

energy.



**Hui Li** (S'97-M'00-SM'01) received the B.S. and M.S. in Electrical Engineering from Huazhong University of Science and Technology, China in 1992 and 1995, respectively. She received the Ph.D. degree in Electrical Engineering from the University of Tennessee, Knoxville in 2000.

She is currently a Professor in the Electrical and Computer Engineering Department at the Florida A&M University – Florida State University College of Engineering, Tallahassee, FL. Her research

interests include PV converters applying WBG device, bidirectional dc-dc converters, cascaded multilevel inverters and modular multilevel converters.

OPERATION STATES, EQUIVALENT CIRCUITS, AND DYNAMIC STATE EQUATIONS OF QZSI					
Operation States	Equivalent Circuit	Dynamic State Equation			
<ul> <li>State 1: Active state with conducting diode</li> <li>Time Interval: <i>T<sub>AC</sub></i></li> </ul>	$C_{in}$ $C$	$\begin{cases} L_{1} \frac{di_{L1}}{dt} = v_{IN} - v_{C1} \\ L_{2} \frac{di_{L2}}{dt} = -v_{C2} \\ C_{1} \frac{dv_{C1}}{dt} = i_{L1} - i_{DC} \\ C_{2} \frac{dv_{C2}}{dt} = i_{L2} - i_{DC} \end{cases}$			
<ul> <li>State 2: Active state with blocking diode</li> <li>Time interval: <i>T<sub>AB</sub></i></li> </ul>	$C_{in} \xrightarrow{L_1} \overbrace{i_{D1}} \xrightarrow{L_2} \overbrace{i_{D2}} \xrightarrow{i_{D2}} i$	$\begin{cases} L_1 \frac{di_{L1}}{dt} = v_{IN} + v_{C2} - v_{DC} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - v_{DC} \\ C_1 \frac{dv_{C1}}{dt} = i_{L1} - i_{DC} \\ C_2 \frac{dv_{C2}}{dt} = i_{L2} - i_{DC} \end{cases}$			
<ul> <li>State 3: Zero state with conducting diode</li> <li>Time interval: T<sub>0C</sub></li> </ul>	$C_{1}$ $C_{2}$ $C_{2$	$\begin{cases} L_1 \frac{di_{L1}}{dt} = v_{IN} - v_{C1} \\ L_2 \frac{di_{L2}}{dt} = -v_{C2} \\ C_1 \frac{dv_{C1}}{dt} = i_{L1} \\ C_2 \frac{dv_{C2}}{dt} = i_{L2} \end{cases}$			
<ul> <li>State 4: Zero state with blocking diode</li> <li>Time interval: T<sub>0B</sub></li> </ul>	$\begin{array}{c} L_1 \\ L_2 \\$	$\begin{cases} L_1 \frac{di_{L1}}{dt} = v_{IN} + v_{C2} - v_{DC} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - v_{DC} \\ C_1 \frac{dv_{C1}}{dt} = i_{L1} \\ C_2 \frac{dv_{C2}}{dt} = i_{L2} \end{cases}$			

0885-8993 (c) 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2015.2432070, IEEE Transactions on Power Electronics

